# BoS (On-Line) meeting for approval of R22. III Year, IV Year Syllabus & Open Electives

Agenda of Meeting:

# Reason for changing course structure from R20-R22 Inclusion of new courses.

Minutes of Meeting- Discuss about III Year, IV Year syllabus & open electives for R-22 Regulation.

Briefing of syllabus is given by HoD for Regular III Year & IV Year.

Course Structure in discussed by BOS Chairman Dr. B. Swapna Rani.

The progress in curriculum grouping based on course components for batch of 2022-2026 is done by categorizing 20.62% for Hs & BS, 14.30% ES, 57.5% PC & 7.5 % for inter disciplinary.

Engineering Sciences are important now a days as it helps the students to develop knowledge about different Career opportunities, problem-solving skills, and technological advancements. Therefore the categorization percentage has been increased from R20-R22 regulation by introducing Engineering Workshop and Python Programming Lab.

Changes in course structure are done, Compared to R-20 Regulation to meet.

- a) Employability is given weightage in Curriculum design & development, as the student can recruit as Embedded Systems Design Engineer, VLSI Design Engineer, Machine learning Engineer, Telecommunications Engineer etc.
- b) To provide thinking process in students, this facilitates the faculty to inculcate creativity & innovations in students.
- c) To have reasonable no. of multidisciplinary courses, where the structure is well organized with links progress one course to another course, steadily for good comprehension of all courses.
- d) The introduction of fundamental core courses in I Year to facilitate better understanding of Circuit related courses & develop affinity toward Dept.

#### The Cause of Revision and use of Revision of new Courses

1. Applied Python can be used in Circuit design and analysis, data acquisition and Processing, Control Systems, Signal Processing, Image processing, Machine learning etc.

Head of The Department Head of The Department Electronics & Communication & Technology. Electronics & Contengineering & Technology.

- 2. C<sup>++</sup> & Data Structures is introduced in PE-I as it an essential for system level programming and Embedded system.
- 3. Mini Projects is introduced in 7<sup>th</sup> semester for the students to have practical exposure in the fields of IoT, Image processing, VLSI etc.
- 4. AI is the branch of Machine learning is introduced in PE-2, PE-3 as it has various ECE related applications such as Signal Processing, Data Compression, Error correction, Modulation, encrypts etc.
- 5. Advanced Communication Lab is introduced in the structure which helps the students to learn circuits for transmission & Receiving Analog & Digital Signals.
- 6. Students need to produce applications which have social benefits. They should be taught well-being of human society. Discipline & ethical issues related to what they create is important, in this regard Cyber Security in 6<sup>th</sup> semester & Professional Ethics in the 7<sup>th</sup> semester are introduced.
- 7. Discussed about open Electives that are to be offered to other dept.

#### Suggestions Given by the External board Committee.

- Committee has gone through course outcomes & suggested to articulation matrix in syllabus with cognitive level.
- Suggested Textbook names in syllabus copy should be in IEEE format suggested by committee.
- VLSI design subject pre requisite in required.
- "Testing of Chips" in VLSI subject syllabus.
- Cognitive names to be removed.
- Latest topics "Cognitive Radio" topic need to be added in syllabus has been suggested by committee in further regulations.
- Encryption Techniques should be added in open elective (Data Communication) subject.
- IV-I 5G Technology & 4G Syllabus is to be introduced in syllabus.
- Industrial visit for having good exposure to new technology in suggested by committee.
- Electromagnetic compatibility interface esteem need to be included in syllabus.
- Discussed about grading system also.

Head of The Department Electronics & Communication & Technology. Electronics of Engineering & Technology. TKR College of Engineering & Technology. Medbowli, Meerpet, Hyderabad-97.

OT: 26-01. 2024 46 BOS ( DN. Line) Rov Approval of R22. open électrie ép II) year of 10 year Syllabur Agenda of Meeting > Final approval of it year of it year R.22 Syllaby & open élective syllabur. > Reardon for changing course structure -> Inclusion of new courrent Miniter of Meeting -> The discuss about R-22. Open Eleu, III. year of IV year cyllabor. > Briefing of syllabure in given by HOD regardy The year of the years → course structure. In diewered by BOS chairing Dr. B. SwapnaRami committe has gone through course cost course I suggested to attriculation matrix in eyllabue with congnitive levels
Suggested Textbook in eyllabor copy should be in IFFF format suggested by countile VIST design subject. Pre requisite is required 7 2 Testing of chipe in ULSI subjects syllabor 32 - congrittive need to be Removed

47 latest topic cognitive Radio" topic need -2 to be added in Byllabur have been rugged by committe the in further Regulatione. Open Electrice. Chata communicater? integer IV-5 59 Jechnolog c 69 egllabue i to be introducen in syllabur? -> Inductrial visit for having good exposure to new Technology in suggested by counsitte 7 Electrouragnetic compatibility interfuce robjer need to be includen in syllaby → Discussed about Grading System allo: → changer in course structure in done, compared to R-30 Regular to meet (a) Employability in given weightage in corricular designs 20 developement ( b) To provide thinking process in students, which fecilitaty -faculty to eninculate exectivity & innovatione in itudaly (c) To have reasonable no of multidiciplanary cources, where the structure in well organized with linke progress one course to another course, steadily for good. comprehension of all courses. (d) The introductor of fondomental cove coursen in I year to fecilitate better indevitading of circuit toward Dept. related couvern & develove affinity


> Applied Pythion -> c++ & Datat structurer in introducerd as in PE-I at it is ecleatial for system level programs of embedded system. > Mini Projecte is introduced in the semetter for the statests to have practical exposure. in the fields of IDT, image process, vis > MAI is brained of Machine kaving in introduced. in PE-2, PE-3 at it has various ECE related applications. such as signal > Advanced communication cab in introduced in the structure which helpe the etudente to, leave now to draight extr for traceniu & Receiving analog & Digital signey => studente need to produce applications which have socital benifits, they chould be taught well being of homen earity, Dicipline of ethical ineven related to what they create in this regard professional Ethis is a subject includen in The real & cyber seconity in 6th sear. -> The program conviculance grouping based course components for both of 2022-2026 in done by following 20:62% for HS. & B.S., 14.30% ES, 57.5% PC. & 7.5% for interdeciplinary. -> Discussed about open Electives, that are to be offered to other pept. -> Mini Projecte in VI sem in Evaluated 40 marks for Internalize Bomark for external during course work. The student in dedirect to have -failed if he she is porett eubnit report as poren't make present tion before internal be external contintite dering course work. 3. Securice Jeee theirs 140% mark & summing Security and the

the state of the state

49 Members g Bos 1. Dr. A. Rajani prof & HOD, JNTUH. Alge 2. Dr. B. Rajendra Naik. porg, University College og Engg. O.U. Ann 3. Dr. N. P. Superiya. scientist'F', Defence electronics Research (ab(ocke), 1440 Pra. 4: Dr. C. venkate Narsinhulu. Jorof & Poinipal. - CBIT., 1440. uner. Qual 01/2029. S. Dr. M. Mahesh. pool, HOD. 6. Dr. D. Nagestwar Rao. Porof, COE. - TKRCET Senior Staff. 7. Dr. B. Swapna Rani Amoc. prof, Bos Chairperson 26/01/2024 8. Dr. J. Semitha Kennan<sup>°</sup> Amoc. may, Senior staff. Softer 31/01/2024. 9. mstr. Sudha Romi Assoc. prof, Senor Stayf K-Brelinany. 10. m. Croanet, Anst. prof.

	Board of studies of every	v denartment shall be	Compositi constitute as per the Good			lines	Date:26.01.2024	
S. No	Category	Name	Position (Status)	Designation in BOS	Subject Specialization	Contact No.	Email ID	Sign
ı	Head of the Department concerned.	Dr.Mahseh	Professor, HoD	Member	Image Processing	8309165487	maskimahesh@tkrcet.com	lu
2	Senior Staff of the Dept.	Dr.D.Nageshwar Rao	Prof of ECE & CoE	Member	VLSI Design	9912713150	nageshwarrao@tkrcet.com	YE
3	Senior Staff of the Dept.	Dr.B.Swapna Rani	Assoc. Prof,	Chairman	VLSI Design	9866104554	swapnarani@tkrcet.com	
4	Two experts in the subject from outside the college to be nominated by Academic council.	Dr. B. Rajendra Naik	Professor, Dept of ECE, Univeristy College of Engineering Osmania University,Hyd	Member	VLSI Design	9441222226	rajendranaikb@osmania.ac.in	Dung
		Dr.C. Venkata Narashimlu	Principal & Professor Dept of ECE, CBIT,Hyd	Member	Signal & Image Processing	9866472744	principal@cbit.ac.in	eny
5	One expert nominated from a panel of six recommended by the Vice chancellor of University (University Nominee)	Dr. A. Rajani	Professor & HoD, Department of ECE, JNTUH, Hyderabad	Member	Signal & Image Processing	9989922228	rajani.akula@jntub.ac.in	oreig
1814 C. S. S.	One representative from industry/Corporate sector/allied area relating to placement.	Dr. N.P.Supriya	Scirentist 'F'Defence Electronics Research Laboratory(DLRL),Hyd	Member	Electromagnetic Compatibility	9490956264	supriya.np.dlrl@gov.in	Ren:
	One postgraduate meritorious alumnus to be nominated by the principal.	S.Prathyusha	Asst.Prof,Dept of ECE Teegala Krishna Reddy Engineering College	Member	VLSI Design	9705269485	prathyusha.415@gmail.com	Sta
8	Staff of The ECE Department	Ms. Ch. Divya	Asst.Prof	Member	Embedded Systems	9550899776	divyachitla@tkrcet.com	a. Dinka
9	Staff of The ECE Department	Ms. K. Shalini	Asst.Prof	Member	Embedded Systems	8686065979	shalinik@tkrcet.com	







# **B.TECH. - ELECTRONICS & COMMUNICATION ENGINEERING**

#### **Course Structure R-22**

#### SEMESTER V

S. No.	Course Classification	Course Code	Name of the Subject	L	Т	Р	С	I	E	Total
1	PC	D45PC15	Control Systems	3	1	0	4	40	60	100
2	РС	D45PC16	Microprocessors and Microcontrollers	3	0	0	3	40	60	100
3	HS	D5HSBF	Business Economics and Financial Analysis	3	0	0	3	40	60	100
4	PE	D45PE1	Professional Elective-I 1.C++ and Data Structures 2. Data Communications and Computer Networks 3. Introduction to Embedded Systems 4. Artificial Intelligence	Incial Analysis300340Incial Analysis300340Ind Data es300340Inciations and er Networks uction to ed Systems cial nce300340				40	60	100
5	OE	D450E1	Open Elective-I	3	0	0	3	40	60	100
6	РС	D45PC17	Microprocessor & Microcontrollers Lab	0	0	2	1	40	60	100
7	PC	D45PC18	Advanced Communications Lab	0	0	2	1	40	60	100
8	Advanced English				0	4	2	40	60	100
9	MC*	MC005	Entrepreneurship*	3	0	0	0	0	0	0
		TOTAL		18	1	8	20	320	480	800

University Nominee (Subject Expert) Name: Dr. A Rajani Signature: Ale las

**External Subject Expert-I** Name: Dr.B. Rajendra Naik Signature: 420

Dr. B. Swapna Rani

**Chairman BoS** 

Industry Nominee (Subject Expert) Name: Dr. N.P.Supriya Signature: 17.7

**External Subject Expert-II** Name: Dr.C. Venkata Narashimlu C.VA Signature :

04 Dr. D. Nageshwar Rao

Dr. M. Mahesh

HoD, ECE

Senior Staff



(Sponsored by TKR Educational Society, Approved by ACTE, Affiliated by INTUH, Accredited by NBA & NAAC with 'A+' Grade)



# **B.TECH. - ELECTRONICS & COMMUNICATION ENGINEERING**

#### **Course Structure R-22**

#### SEMESTER VI

• 1

S. No.	Course Classification	Course Code	Name of the Subject	L	Т	Р	С	I	E	Total
1	РС	D46PC19	Antennas and Wave Propagation	3	0	0	3	40	60	100
2	РС	D46PC20	Digital Signal Processing	3	1	0	4	40	60	100
3	PC	D46PC21	VLSI Design	3	0	0	3	40	60	100
4	PE	D46PE2	<ul> <li>Professional Elective-II</li> <li>1. Digital Design through Verilog HDL</li> <li>2.Cellular and Mobile Communications</li> <li>3. Advanced Microcontrollers</li> <li>4. Digital Image Processing</li> </ul>	3	0	0	3	40	60	100
5	OE	D460E2	Open Elective-II	3	0	0	3	40	60	100
6	PC	D46PC22	Digital Signal Processing Lab	0	0	2	1	40	60	100
7	PC	D46PC23	VLSI Design Lab	0	0	2	1	40	60	100
8	PC	D46PC24	Internet of Things Lab	0	0	2	1	40	60	100
9	PC	D46PC25	Mini Projects	0	0	2	1	40	60	100
10	MC*	MC006	Cyber Security*	3	0	0	0	0	0	0
		TOTAL		18	1	8	20	360	540	900

University Nominee (Subject Expert) Name: Dr. A Rajani Signature:

External Subject Expert-I Name: Dr.B. Rajendra Naik Signature:

Dr. B. Swapna Rani

**Chairman BoS** 

Industry Nominee (Subject Expert) Name: Dr. N.P.Supriya Signature:

External Subject Expert-II Name: Dr.C. Venkata Narashimlu Signature :

Dr. D. Nageshwar Rao

Senior Staff

Dr. M. Mahesh

HoD, ECE

2





(Sponsored by TKR Educational Society, Approved by AICTE, Affiliated by INTUH, Accredited by NBA & NAAC with 'A+' Grade)

# **B.TECH. - ELECTRONICS & COMMUNICATION ENGINEERING**

# **Course Structure R-22**

#### SEMESTER VII

S. No.	Course Classification	Course Code	Name of the Subject	L	Т	Р	С	I	E	Total
1	PC	D47PC26	Microwave Engineering	3	1	0	4	40	60	100
2	HS	D7HSPE	Professional Ethics	2	0	0	2	40	60	100
3	PE	D47PE3	<ul> <li>Professional Elective –III</li> <li>1.Analog and Digital IC</li> <li>Design</li> <li>2. Radar Engineering</li> <li>3. Embedded System</li> <li>Design</li> <li>4. Machine Learning</li> </ul>	3	0	0	3	40	60	100
4	PE	D47PE4	Professional Elective –IV 1. Low Power VLSI Design 2. Satellite Communications 3. Real Time Operating Systems 4. Artificial Neural Networks	3	0	0	3	40	60	100
5	РС	D47PC27	Microwave Engineering Lab	0	0	2	1	40	60	100
6	PW "	D47PW1	Project Stage-I	0	0	14	7	100		100
		TOTAL		11	1	16	20	300	300	60

University Nominee (Subject Expert) Name: Dr. A Rajani Signature:

External Subject Expert-I Name: Dr.B. Rajendra Naik Signature: Dr.B. Swapna Rani

Chairman BoS

Industry Nominee (Subject Expert) Name: Dr. N.P.Supriya Signature:

External Subject Expert-II Name: Dr.C. Venkata Narashimlu Signature :

Dr. D. Nageshwar Rao

Dr. M. Mahesh

Senior Staff





(Sponsored by TKR Educational Society, Approved by AICTE, Affiliated by INTUH, Accredited by NBA & NAAC with 'A+' Grade)

# **B.TECH. - ELECTRONICS & COMMUNICATION ENGINEERING**

#### **Course Structure R-22**

SEMESTER VIII

S. No.	Course Classification	Course Code	Name of the Subject	L	Т	Р	C	I	E	Total
1	PE	D48PE5	Professional Elective –V 1.Memory Technologies 2. Optical Fiber Communications 3. Embedded C 4. Electronic Measurements and Instrumentation	3	0	0	3	40	60	100
2	PE	D48PE6	Professional Elective –VI 1.CPLD & FPGA Architectures and Applications 2. 5G Technology 3. ARM Architectures & Interface Protocols 4. Digital Signal Processors and Architectures	3	0	0	3	40	60	100
3	OE	D48OE3	Open Elective -III	3	0	0	3	40	60	100
4	OE	D48OE4	Open Elective -IV	3	0	0	3	40	60	100
5		D48PW2	Project Stage-II				6	40	60	100
6	PW	D48PWCV	Comprehensive Viva- Voce	0	0	16	1	100		100
7	-	D48PWTS	Technical Seminar				1	100		100
	•'	TOTAL		12	0	22	20	400	300	700

University Nominee (Subject Expert) Name: Dr. A Rajani Signature:

External Subject Expert-I Name: Dr.B. Rajendra Naik Signature:

20 Dr. B. Swapna Rani

Chairman BoS

Industry Nominee (Subject Expert) Name: Dr. N.P.Supriya Signature:

External Subject Expert-II Name: Dr.C. Venkata Narashimlu Signature :

VD.

Dr. D. Nageshwar Rao Senior Staff

Dr. M. Mahesh HoD, ECE





L/T/P/C 3/0/0/3

(Sponsored by TKR Educational Society, Approved by AICTE, Affiliated by INTUH, Accredited by NBA & NAAC with 'Ar Grade)

# **B.TECH. ELECTRONICS & COMMUNICATION ENGINEERING**

# **ARTIFICIAL INTELLIGENCE (D45PE1)**

#### B.Tech. V Semester

#### **Course Objectives:**

The objectives of the course are to:

- 1. To impart knowledge about Artificial Intelligence.
- 2. To give understanding of the main abstractions and reasoning for intelligent systems.
- 3. To enable the students to understand the basic principles of Artificial Intelligence in various applications.

Course Outcomes: Upon completing this course, the students will be able to

- 1. Relate the basics of the theory and about intelligent agents.
- 2. Capable of using heuristic searches, apply problem solving methods
- Apply AI techniques to real-world problems to develop knowledge representation of intelligent systems.
- 4. Relate appropriately from a range of techniques and acquire knowledge when implementing intelligent systems.

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO
CO1	3	3	2	2	1	1	1	-	-	-	-	1	-	150
CO2	3	3	2	2	1	1	1	-	-	-		1	-	
CO3	3	3	2	2	3	1	1	-	-	-	-	1	2	
CO4	3	3	3	2	3	1	1	-	-	-		1	2	
CO5	3	3	3	2	3	1	1				_	1	2	

5. Analyze structure of expert systems

#### **UNIT-I: Introduction**

Introduction–Definition – foundation of AI and history of AI intelligent agents: Agents and Environments, the concept of rationality, the nature of environments, structure of agents, problem solving agents, problem formulation

#### **UNIT- II: Problem Solving Methods**

Problem solving Methods – Search Strategies- Searching for solutions, uniformed search strategies – Breadth first search, depth first Search. Search with partial information (Heuristic search) Hill climbing, A\* ,AO\* Algorithms, Problem reduction, Game Playing-Adversial search, Games, mini-max algorithm, optimal decisions in multiplayer games, Problem in Game playing, Alpha-Beta pruning, Evaluation functions.

of any de

17

#### **UNIT- III: Knowledge Representation**

First Order Predicate Logic – Prolog Programming – Unification – Forward Chaining-Backward Chaining – Resolution – Knowledge Representation – Ontological Engineering-Categories and Objects – Events – Mental Events and Mental Objects – Reasoning Systems for Categories – Reasoning with Default Information

#### **UNIT- IV: Knowledge Acquisition**

Introduction to Learning, Rule Induction, Learning from observation Inductive learning, Decision trees, Explanation based learning, Statistical Learning methods, Reinforcement Learning. Learning Using neural Networks, Probabilistic Learning Natural Language Processing.

#### **UNIT- V: Expert systems**

Introduction, basic concepts, structure of expert systems, the human element in expert systems how expert systems works, problem areas addressed by expert systems, expert systems success factors, types of expert systems, expert systems and the internet interacts web, model based reasoning, case based reasoning, explanation & meta knowledge inference with uncertainty representing uncertainty. Concepts, structure of expert systems, the human element in expert systems how expert systems works, problem areas addressed by expert systems, expert systems success factors, types of expert systems, expert systems and the internet interacts web, model based reasoning, explanation & meta knowledge inference systems success factors, types of expert systems, expert systems and the internet interacts web, model based reasoning, case based reasoning, explanation & meta knowledge inference systems success factors, types of expert systems, expert systems and the internet interacts web, model based reasoning, case based reasoning, explanation & meta knowledge inference with uncertainty.

#### **TEXT BOOKS:**

- 1. S. Russel and P. Norvig, "Artificial Intelligence A Modern Approach", Second Edition, Pearson Education
- 2. David Poole, Alan Mackworth, Randy Goebel," Computational Intelligence: a logical approach", Oxford University Press.

#### **REFERENCE BOOKS:**

- 1. G. Luger, "Artificial Intelligence: Structures and Strategies for complex problem solving", Fourth Edition, Pearson Education.
- 2. J. Nilsson, "Artificial Intelligence: A new Synthesis", Elsevier Publishers.

ef eng.



TKR COLLEGE OF ENGINEERING AND TECHNOLOGY (AUTONOMOUS) (Sponsored by TKR Educational Society, Approved by ACTE, Affiliated by INTUH, Accredited by NBA & NAAC with 'A+' Grade)



# **B.TECH. ELECTRONICS & COMMUNICATION ENGINEERING**

#### VLSI DESIGN (D46PC21)

#### **B.Tech.VI Semester**

L/T/P/C 3/0/0/3

# **Pre-Requisites:** Analog Electronics, Digital logic Design **Course Objectives:**

- 1. Acquire qualitative knowledge about the fabrication process of integrated circuit using MOS, CMOS and Bi CMOS transistors and knowledge about basic electrical properties of MOS.
- 2. Preparing the layout of any logic circuit which helps to understand and estimate parasitic of any logic circuit.
- 3. Designing of different types of logic gates using CMOS logic and analyze their transfer characteristics.
- 4. Provide design concepts required to design data path building blocks and memories.
- 5. Design logic circuits using PLA, PAL, FPGA and CPLD. Understand different types of faults that can occur in a system and learn the concept of testing and adding extra hardware to improve testability of system.

#### **Course Outcomes:**

Upon successfully completing the course, students will be able to:

- 1. Demonstrate the fabrication process of integrated circuits using MOS transistors, including understanding the steps involved and the overall process flow.
- 2. Design the layout of a logic gates, considering parasitic effects and estimating their impact on circuit performance.
- 3. Analyze the time delay of CMOS inverter and to investigate the effect of capacitive loads
- 4. Build the different data path subsystem and serial access memories.
- 5. Construct the programmable logic devices and illustrate the testing strategies.

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2
CO1	2		3	3									3	
CO2	3	3	2											3
CO3		2	3	2										2
CO4	2	3		3									3	-
CO5		2	3		2								5	3

c.uz. Ar

from lunt.

#### **UNIT-I**

Introduction to IC Technology: Introduction, MOS, PMOS, NMOS, CMOS & Bi CMOS technologies, new trends in VLSI.

**Basic Electrical Properties:** Basic Electrical Properties of MOS: Ids-V<sub>ds</sub> relationships, MOStransistor threshold Voltage V<sub>t</sub>,trans conductance  $g_m$ , output conductance  $g_{ds}$ , figure of merit  $\omega$ o; Various pull ups, NMOS Inverter, CMOS Inverter an analysis and design, Bi-CMOS Inverters.

#### UNIT-II

VLSI Circuit Design Processes: VLSI Design Flow, Stick Diagrams, MOS Layers, Design Rules and Layout, 2µm CMOS Design rules for wires, Contacts and Transistors, Layout for NMOS and CMOS Inverters and Gates, Scaling of MOS circuits

#### UNIT-III

Gate Level Design: Designing static CMOS circuits for Logic Gates, Switch logic, Alternate gate circuits, power, time delays, Driving large Capacitive Loads, Wiring Capacitances, Fan-in and fan-out, Choice of layers.

#### UNIT-IV

Data Path Subsystems: Subsystem Design, Adders, Parity generators, Zero/One Detectors, Comparators, Shifters, Counters.

Array Sub systems: ROM, Serial access memories, SRAM, DRAM.

#### UNIT-V

Programmable Logic Devices: Programmable Logic Array (PLA), Programmable Array Logic (PAL), FPGAs, CPLDs, Standard Cells.

CMOS Testing: CMOS Testing, Need for testing, Test Principles, Design Strategies for test, Chip level Test Techniques.

#### **TEXTBOOKS:**

- 1. Kamran Eshraghian, Eshraghian Dougles and A.Pucknell, "Essentials of VLSI circuits and systems-, PHI, 2005 Edition.
- Neil H.E. Weste, David Harris, Ayan Banerjee, "CMOS VLSI Design- a circuits and systems perspective", Peason, 2009.
- 3. M.Michael Val, "VLSI Design", 2001, CRC Press.

in the house

#### **REFERENCEBOOKS:**

- 1. Ming-BOL,"Introduction to VLSI Systems: A Logic, Circuit and systems Perspective"-, CRC Press, 2011.
- 2. P. Uyemura , "CMOS logic circuit Design-John", Springer, 2007.
- Wayne Wolf, "Modern VLSI Design"-, Pearson Education, 3<sup>rd</sup> Edition, 1997.
   N.H.E.Weste & D.Harris, "CMOS VLSI Design: A Circuits and Systems Perspective", 4th Edition, Pearson, 2011.
- 5. J.Rabey & B.Nikolic, "Digital Integrated circuits", 2<sup>nd</sup> Edition, Pearson, 2003.

eur



TKR COLLEGE OF ENGINEERING AND TECHNOLOGY (AUTONOMOUS) (Sponsored by TKR Educational Society, Approved by AICTE, Affiliated by JNTUH,



Sponsored by TKR Educational Society, Approved by AICTE, Affiliated by INTU Accredited by NBA & NAAC with 'A+' Grade]

# **B.TECH. ELECTRONICS & COMMUNICATION ENGINEERING**

# **ADVANCED MICROCONTROLLERS (D46PE2)**

B.Tech. VI Semester

L/T/P/C 3/0/0/3

#### **COURSE OBJECTIVES:**

- 1. Explore the architecture and instruction set of ARM processor.
- 2. To provide a comprehensive understanding of various programs of ARM Processors.

COURSE OUTCOMES: Upon completing this course, the student will be able to

- 1. Analyze the selection criteria of ARM processors by understanding the functional level trade off issues.
- 2. Analyze the ARM instruction set and Thumb instruction set.
- 3. Illustrate the technical details of ARM Cortex M processors.
- 4. Operate ASM level program using the instruction set.
- 5. Generalize floating point operations using Cortex processors.

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2
CO1	3	2											2	
CO2	3	2											2	
CO3	3	2											2	
CO4	3	2											2	
CO5	3	2										2	2	

#### UNIT-I:

**ARM Embedded Systems:** RISC design philosophy, ARM design philosophy, embedded system hardware, embedded system software.

**ARM Processor Fundamentals:** Registers, Current Program Status Register, Pipeline, Exceptions Interrupts and Vector Table, Core Extensions, Architecture Revisions, ARM Processor Families.

Architecture of ARM Processors: Introduction to the ARM architecture

sta from lut

#### UNIT-II:

Introduction to the Arm Instruction Set: Data processing instructions, branch instructions, loadstore instructions, software interrupt instructions, program status register instructions, loading constants, ARMv5E extensions, Conditional execution.

**Introduction to the Thumb Instruction Set:** Thumb Register Usage, ARM-Thumb Interworking, Other Branch Instructions, Data Processing Instructions, Single-Register Load-Store Instructions, Multiple-Register Load-Store Instructions, Stack Instructions, Software Interrupt Instruction.

#### UNIT-III:

**Technical Details of ARM Cortex M Processors**: General information about Cortex-M3 and cortex M4 processors-Processor type, processor architecture, instruction set, block diagram, memory system, interrupt and exception support, Features of the cortex-M3 and Cortex-M4 Processors Performance, code density, low power, memory system, memory protection unit, interrupt handling, OS support and system level features, Cortex-M4 specific features, Ease of use, Debug support, Scalability, Compatibility.

#### **UNIT-IV:**

**Instruction set of ARM Cortex M** Background to the instruction set in ARM Cortex-M Processors, Comparison of the instruction set in ARM Cortex-M Processors, understanding the assembly language syntax, Use of a suffix in instructions, Unified assembly Language (UAL), Instruction set.

#### UNIT-V:

Cortex-M4-specific instructions, Barrel shifter, Accessing special instructions and special registers in Programming.

Floating Point Operations About Floating Point Data, Cortex-M4 Floating Point Unit (FPU)overview, FP registers overview, CPACR register, Floating point register bank, FPSCR, FPU->FPCCR, FPU-> FPCAR, FPU->FPDSCR, FPU->MVFR0, FPU->MVFR1.

#### **TEXTBOOKS:**

- 1. Andrew N. SLOSS, Dominic SYMES, Chris WRIGHT, "ARM System Developer's Guide Designing and Optimizing System Software", Elsevier Publications, 2004.
- Joseph Yiu, "The Definitive Guide to ARM Cortex-M3 and Cortex-M4 Processors", Elsevier Publications, 3rd Ed.,

#### **REFERENCES:**

- 1. Steve Furber ,"Arm System on Chip Architectures" -, Edison Wesley, 2000.
- 2. David Seal, "ARM Architecture Reference Manual" -, Edison Wesley, 2000.



(AUTONOMOUS)

(Sponsored by TKR Educational Society, Approved by AICTE, Affiliated by INTUH, Accredited by NBA & NAAC with 'A+' Grade)

#### B.TECH ELECTRONICS & COMMUNICATION ENGINEERING EMBEDDED SYSTEM DESIGN (D47PE3)

#### **B.Tech. VII Semester**

#### L/T/P/C 3/0/0/3

#### **COURSE OBJECTIVES:**

- 1. To provide an overview of Design Principles of Embedded System.
- 2. To provide clear understanding about the role of firmware, operating systems in correlation with hardware systems.

#### **COURSE OUTCOMES:**

On completion of the course, student will able to

- 1. Build the selection procedure of Processors in the embedded domain.
- 2. Design Procedure for Embedded Firmware.
- 3. Design Procedure for Communication Interface.
- 4. Analyze the role of Real time Operating Systems in Embedded Systems.
- 5. Detect the Correlation between task synchronization and latency issues.

Course	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
CO1	2						2						2	
CO2		2	2										2	
CO3		2	2										2	
CO4	2	3											-	2
CO5			3											2

#### UNIT-I:

**Introduction to Embedded Systems:** Definition of Embedded System Embedded Systems Vs. General Computing Systems, History of Embedded Systems, Classification, Major Application Areas, Purpose of Embedded Systems, Characteristics and Quality Attributes of Embedded Systems.

#### UNIT-II:

**Typical Embedded System:** Core of the Embedded System: General Purpose and Domain Specific Processors, ASICs, PLDs, Commercial Off-The-Shelf Components (COTS).

**Embedded Firmware:** Reset Circuit, Brown-our Protection Circuit, Oscillator Unit, Real Time Clock, Watchdog Timer, Embedded Firmware Design Approaches and Development Languages.

#### UNIT-III:

**Trends in Embedded Industry**: Processor Trends in Embedded Systems, Embedded OS Trends, Development Language Trends, Open Standards, Frame works & Alliances, Bottlenecks, Development Platform Trends, Cloud, Internet Of Things (IoT) & Embedded Systems.

Communication Interface: On board and External Communication Interfaces.

ma lead U.



(Sponsored by TKR Educational Society, Approved by AICTE, Affiliated by INTUH, Accredited by NBA & NAAC with 'A+' Grade)



#### UNIT-IV:

**RTOS Based Embedded System Design:** Operating System Basics, Types of Operating Systems, Tasks, Process and Threads, Multiprocessing and Multitasking, Task Scheduling.

#### UNIT-V:

**Task Communication**: Shared Memory, Message Passing, Remote Procedure Call and Sockets, Task Synchronization: Task Communication/Synchronization Issues, Task Synchronization Techniques, Device Drivers, How to Choose an RTOS.

#### TEXTBOOKS

1. Shibu K.V, "Introduction to Embedded Systems", Mc Graw Hill.

#### REFERENCEBOOKS

- 1. Raj Kamal,"Embedded Systems", Mc Graw Hill Education.
- 2. Frank Vahid, Tony Givargis, "Embedded System Design", John Wiley.
- 3. Lyla,"Embedded Systems", Pearson, 2013.
- 4. David E. Simon,"An Embedded Software Primer", Pearson Education.

V. c-m.



(AUTONOMOUS)

(Sponsored by TKR Educational Society, Approved by AICTE, Affiliated by INTUH, Accredited by NBA & NAAC with "A+" Grade)



#### **B.TECH. ELECTRONICS & COMMUNICATION ENGINEERING**

#### Machine Learning (D47PE3)

#### **B.Tech. VII Semester**

**Course Objectives:** 

1. To introduce the foundations of Artificial Neural Networks

2. To acquire the knowledge on Deep Learning Concepts

3. To learn various types of Artificial Neural Networks

4. To gain knowledge to apply optimization strategies

#### **Course Outcomes:**

1. Ability to apply the concepts of Neural Networks.

2. Ability to relate the Learning Networks in modelling real world systems.

3. Able to apply and use an efficient algorithm for Deep Models.

4. Ability to apply optimization strategies for large scale applications.

5. Able to analyze graphical models.

PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
3	3	2	2	1	1	1					1	1001	1002
3	3	2	2	1	1	1					1		
3	3	2	2	3	1	1					1		
3	3	2	2	3	1	1					1		
3	3	2	2	3	1	1					1		
	PO1 3 3 3 3 3 3	PO1         PO2           3         3           3         3           3         3           3         3           3         3           3         3           3         3           3         3           3         3	PO1         PO2         PO3           3         3         2           3         3         2           3         3         2           3         3         2           3         3         2           3         3         2           3         3         2           3         3         2           3         3         2	PO1         PO2         PO3         PO4           3         3         2         2           3         3         2         2           3         3         2         2           3         3         2         2           3         3         2         2           3         3         2         2           3         3         2         2           3         3         2         2           3         3         2         2	PO1         PO2         PO3         PO4         PO5           3         3         2         2         1           3         3         2         2         1           3         3         2         2         3           3         3         2         2         3           3         3         2         2         3           3         3         2         2         3           3         3         2         2         3	PO1         PO2         PO3         PO4         PO5         PO6           3         3         2         2         1         1           3         3         2         2         1         1           3         3         2         2         3         1           3         3         2         2         3         1           3         3         2         2         3         1           3         3         2         2         3         1           3         3         2         2         3         1	PO1         PO2         PO3         PO4         PO5         PO6         PO7           3         3         2         2         1         1         1           3         3         2         2         1         1         1           3         3         2         2         3         1         1           3         3         2         2         3         1         1           3         3         2         2         3         1         1           3         3         2         2         3         1         1           3         3         2         2         3         1         1	PO1         PO2         PO3         PO4         PO5         PO6         PO7         PO8           3         3         2         2         1         1         1           3         3         2         2         1         1         1           3         3         2         2         3         1         1           3         3         2         2         3         1         1           3         3         2         2         3         1         1           3         3         2         2         3         1         1           3         3         2         2         3         1         1	PO1         PO2         PO3         PO4         PO5         PO6         PO7         PO8         PO9           3         3         2         2         1         1         1             3         3         2         2         1         1         1             3         3         2         2         3         1         1             3         3         2         2         3         1         1             3         3         2         2         3         1         1             3         3         2         2         3         1         1            3         3         2         2         3         1         1	PO1         PO2         PO3         PO4         PO5         PO6         PO7         PO8         PO9         PO10           3         3         2         2         1         1         1             3         3         2         2         1         1         1             3         3         2         2         3         1         1             3         3         2         2         3         1         1             3         3         2         2         3         1         1             3         3         2         2         3         1         1             3         3         2         2         3         1         1	PO1         PO2         PO3         PO4         PO5         PO6         PO7         PO8         PO9         PO10         PO11           3         3         2         2         1         1         1	PO1         PO2         PO3         PO4         PO5         PO6         PO7         PO8         PO9         PO10         PO11         PO12           3         3         2         2         1         1         1         1         1         1           3         3         2         2         1         1         1         1         1           3         3         2         2         3         1         1         1         1         1           3         3         2         2         3         1	PO1         PO2         PO3         PO4         PO5         PO6         PO7         PO8         PO9         PO10         PO11         PO12         PS01           3         3         2         2         1 <t< td=""></t<>

#### UNIT - I

Artificial Neural Networks Introduction, Basic models of ANN, important terminologies, Supervised Learning Networks, Perceptron Networks, Adaptive Linear Neuron, Backpropagation Network. Associative Memory Networks. Training Algorithms for pattern association, BAM and Hopfield Networks.

#### UNIT - II

Unsupervised Learning Network- Introduction, Fixed Weight Competitive Nets, Maxnet, Hamming Network, Kohonen Self-Organizing Feature Maps, Learning Vector Quantization, Counter Propagation Networks, Adaptive Resonance Theory Networks. Special Networks-Introduction to various networks.

#### UNIT - III

Linear Models: Linear Basis Function Models -Maximum likelihood and least squares, Geometry of least squares , Sequential learning, Regularized least squares, Multiple outputs , The Bias-Variance Decomposition, Bayesian Linear Regression -Parameter distribution, Predictive, Equivalent, Bayesian Model Comparison, Probabilistic Generative Models-Continuous inputs, Maximum likelihood solution, Discrete features, Exponential family, Probabilistic Discriminative Models -Fixed basis functions, Logistic regression, Iterative reweighted least squares, Multiclass logistic regression, Probit regression, Canonical link functions

R

64 V-

LT PC 3003

62



(Sponsored by TKR Educational Society, Approved by AICTE, Affiliated by INTUH, Accredited by NBA & NAAC with 'A+' Grade)



#### UNIT - IV

Kernel Methods: Constructing Kernels, Radial Basis Function Networks - Nadaraya-Watson model, Gaussian Processes -Linear regression revisited, Gaussian processes for regression, Learning the hyper parameters, Automatic relevance determination, Gaussian processes for classification, Laplace approximation, Connection to neural networks, Sparse Kernel Machines-Maximum Margin Classifiers, Overlapping class distributions, Relation to logistic regression, Multiclass SVMs, SVMs for regression, Computational learning theory, Relevance Vector Machines-RVM for regression, Analysis of sparsity, RVM for classification.

#### UNIT-V

Graphical Models: Bayesian Networks, Example: Polynomial regression, Generative models, Discrete variables, Linear-Gaussian models, Conditional Independence- Three example graphs, D-separation, Markov Random Fields -Conditional independence properties, Factorization properties, Illustration: Image de-noising, Relation to directed graphs, Inference in Graphical Models- Inference on a chain, Trees, Factor graphs, The sum-product algorithm, The max-sum algorithm, Exact inference in general graphs, Loopy belief propagation, Learning the graph structure.

#### **TEXT BOOKS:**

1. C. Bishop ,"Pattern Recognition and Machine Learning", Springer, 2006.

2. Simon Haykin,"Neural Networks and Learning Machines", 3rd Edition, Pearson Prentice Hall.

#### **REFERENCE BOOKS:**

1. Nils J. Nilsson ,"Introduction to machine learning", Stanford University Stanford.

2. William J. Deuschle ," Undergraduate Fundamentals of Machine Learning", thesis Harvard College, Cambridge.

3. Shai Shalev-Shwartz, Shai Ben-David, "Understanding Machine Learning, From theory to Algorithms", Cambridge University press, 2014.

to Drive les



(AUTONOMOUS)

(Sponsored by TKR Educational Society, Approved by AICTE, Affiliated by INTUH, Accredited by NBA & NAAC with 'A+' Grade)

#### B.TECH. ELECTRONICS & COMMUNICATION ENGINEERING LOW POWER VLSI DESIGN (D47PE4)

**B.Tech. VII Semester** 

**COURSE OBJECTIVES** 

The student will be able to

- 1. Understand the Fundamentals of Low Power VLSI Design.
- 2. Study low-Power Design Approaches, Power estimation and analysis.
- 3. Study and analyze the Low-Voltage Low-Power Adders, Multipliers.
- Know concepts of Low-Voltage Low-Power Memories and Future Trend and Development of DRAM.

#### **COURSE OUTCOMES:**

Students are able to

- 1. Infer about the second order effects of MOS transistor characteristics.
- 2. Analyse and implement various CMOS static logic circuits.
- 3. Investigate the design techniques low voltage and low power CMOS circuits for various applications.
- 4. Organize the different types of memory circuits and their design.
- 5. Design and implementation of various structures for low power applications.

Course	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
CO1	2	3	3										3	1504
CO2	3	2	2										2	
CO3	3	3	2										2	
CO4	2	2	3										2	
CO5	2	3	3										3	

- UNIT-I: Fundamentals: Need for Low Power Circuit Design, Sources of Power Dissipation – Switching Power Dissipation, Short Circuit Power Dissipation, Leakage Power Dissipation, Glitching Power Dissipation, Short Channel Effects – Drain Induced Barrier Lowering and Punch Through, Surface Scattering, Velocity Saturation, Impact Ionization, Hot Electron Effect.
- **UNIT-II**: Low-Power Design Approaches: Low-Power Design through Voltage Scaling: VTCMOS circuits, MTCMOS circuits, Architectural Level Approach –Pipelining and Parallel Processing Approaches. Switched Capacitance Minimization Approaches: System Level Measures, Circuit Level Measures and Mask level Measures.
- UNIT-III: Low-Voltage Low-Power Adders: Introduction, Standard Adder Cells, CMOS Adder's Architectures – Ripple Carry Adders, Carry Look-Ahead Adders, Carry Select Adders, Carry Save Adders, Low Voltage Low-Power Design Techniques –Trends of Technology and Power Supply Voltage, Low Voltage Low-Power Logic Styles.

me Que

64

L/T/P/C 3/0/0/3



(Sponsored by TKR Educational Society, Approved by AICTE, Affiliated by INTUH, Accredited by NBA & NAAC with 'A+' Grade)



- **UNIT-IV:** Low-Voltage Low-Power Multipliers: Introduction, Overview of Multiplication, Types of Multiplier Architectures, Braun Multiplier, Baugh-Wooley Multiplier, Booth Multiplier, Introduction to Wallace Tree Multiplier.
- **UNIT-V** : Low-Voltage Low-Power Memories: Basics of ROM, Low-Power ROM Technology, Future Trend and Development of ROMs, Basics of SRAM, Memory Cell, Precharge and Equalization Circuit, Low Power SRAM Technologies, Basics of DRAM, Self-Refresh Circuit, Future Trend and Development of DRAM.

#### **TEXT BOOKS**:

- Sung-Mo Kang, Yusuf Leblebici, "CMOS Digital Integrated Circuits Analysis and Design", TMH, 2011.
- 2. Kiat-Seng Yeo, Kaushik Roy, "Low-Voltage, Low-Power VLSI Subsystems", TMH Professional Engineering.

#### **REFERENCE BOOKS:**

- 1. Ming-BO Lin, "Introduction to VLSI Systems: A Logic, Circuit and System Perspective", CRC Press.
- 2. Anantha Chandrakasan, "Low Power CMOS Design", IEEE Press, /Wiley International, 1998.
- 3. Kaushik Roy, Sharat C. Prasad, "Low Power CMOS VLSI Circuit Design", John Wiley, & Sons, 2000.
- Gary K. Yeap, "Practical Low Power Digital VLSI Design", Kluwer Academic Press, 2002.
- 5. Bellamour, M. I. Elamasri, "Low Power CMOS VLSI Circuit Design", A Kluwer Academic Press.
- 6. Siva G. Narendran, AnathaChandrakasan, "Leakage in Nanometer CMOS Technologies", Springer, 2005.

in the

(AUTONOMOUS)

(Sponsored by TKR Educational Society, Approved by AICTE, Affiliated by INTUH, Accredited by NBA & NAAC with 'A+' Grade)



#### B.TECH. ELECTRONICS & COMMUNICATION ENGINEERING ARTIFICIAL NEURAL NETWORKS (D47PE3)

**B.Tech. VII Semester** 

L/T/P/C 3/0/0/3

Prerequisite: Calculus, Linear Algebra, Probability

#### **Course Objectives:**

- 1. To understand the biological neural network and to model equivalent neuron models.
- 2. To understand the architecture, learning algorithms
- 3. To know the issues of various feed forward and feedback neural networks.
- 4. To explore the Neuro dynamic models for various problems.

Course Outcomes: Upon completing this course, the student will be able to

- 1. Build the similarity of Biological networks and Neural networks
- 2. Practice the training of neural networks using various learning rules
- 3. Demonstrate the concepts of forward and backward propagations.
- 4. Practice Self Organization Maps
- 5. Construct the Hopfield models.

Course	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
CO1		3	2	2									2	
CO2		3	2	2									2	
CO3		3	2	2									2	
CO4		2	2	2										
CO5		3	3	3										

#### UNIT-I:

**Introduction**: A Neural Network, Human Brain, Models of a Neuron, Neural Networks viewed as Directed Graphs, Network Architectures, Knowledge Representation, Artificial Intelligence and Neural Networks

**Learning Process**: Error Correction Learning, Memory Based Learning, Hebbian Learning, Competitive, Boltzmann Learning, Credit Assignment Problem, Memory, Adaption, Statistical Nature of the Learning Process

#### UNIT-II:


**Single Layer Perceptrons**: Adaptive Filtering Problem, Unconstrained Organization Techniques, Linear Least Square Filters, Least Mean Square Algorithm, Learning Curves, Learning Rate Annealing Techniques, Perceptron –Convergence Theorem, Relation Between Perceptron and Bayes Classifier for a Gaussian Environment

Multilayer Perceptron: Back Propagation Algorithm XOR Problem, Heuristics, Output Representation and Decision Rule, Computer Experiment, Feature Detection

2mm - lund



(AUTONOMOUS)





#### UNIT-III:

**Back Propagation:** Back Propagation and Differentiation, Hessian Matrix, Generalization, Cross Validation, Network Pruning Techniques, Virtues and Limitations of Back Propagation Learning, Accelerated Convergence, Supervised Learning

#### **UNIT-IV:**

**Self-Organization Maps (SOM):** Two Basic Feature Mapping Models, Self-Organization Map, SOM Algorithm, Properties of Feature Map, Computer Simulations, Learning Vector Quantization, Adaptive Patter Classification

#### **UNIT-V:**

**Neuro Dynamics:** Dynamical Systems, Stability of Equilibrium States, Attractors, Neuro Dynamical Models, Manipulation of Attractors as a Recurrent Network Paradigm **Hop field Models**–Hop field Models, restricted boltzmen machine.

#### **TEXT BOOKS:**

- 1. Simon S Haykin,"Neural Networks a Comprehensive Foundations", PHI Ed.
- 2. Jacek M.Zurada, "Introduction to Artificial Neural Systems", JAICO Publishing House, Ed.2006.

#### **REFERENCE BOOKS:**

- 1. Li Min Fu, "Neural Networks in Computer Intelligence", TMH, 2003.
- 2. James A Freeman David, MS Kapura, "Neural Networks", Pearson Ed., 2004.
- 3. B.Vegnanarayana,"Artificial Neural Networks", Prentice Hall of India, P.Ltd,2005.



(AUTONOMOUS)

(Sponsored by TKR Educational Society, Approved by AICTE, Affiliated by INTUH, Accredited by NBA & NAAC with 'A+' Grade)



#### B.TECH. ELECTRONICS & COMMUNICATION ENGINEERING EMBEDDED C (D48PE5)

#### **B.Tech. VIII Semester**

L/T/P/C 3/0/0/3

#### **COURSE OBJECTIVES:**

1. To explore the difference between general purpose programming languages and Embedded Programming Language.

2. To provide case studies for programming in embedded systems.

#### **COURSE OUTCOMES:**

- 1. Illustrate the basics of Embedded C with reference to 8051.
- 2. Operate how to handle control and data pins at hardware level.
- 3. Illustrate the objective nature of Embedded C.
- 4. Demonstrate the knowledge about real time constraints.
- 5. Apply the specifications of real time embedded programming with case studies.

Course	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
COI	3	2											2	
CO2	3	2											2	
CO3	3	2											2	
CO4	3	2											2	
CO5	3	2												

#### **UNIT-I: Programming Embedded Systems in C:**

Introduction, What is an embedded system, Which processors should you use, Which programming language should you use, Which operating system should you use, How do you develop embedded software, Conclusions.

**Introducing the 8051Microcontroller Family:** Introduction, What's in a name, The external interface of the Standard 8051, Reset requirements, Clock frequency and performance, Memory issues ,I/O pins, Timers, Interrupts, Serial interface, Power consumption, Conclusions.

**UNIT-II: Reading Switches:** Introduction, Basic techniques for reading from port pins, Example: Reading and writing bytes, Example: Reading and writing bits (simple version), Example: Reading and writing bits (generic version), the need for pull-up resistors, Dealing with switch bounce, Example: Reading switch inputs (basic code), Example: Counting goats, Conclusions.

#### UNIT-III: Adding Structure to your Code

Introduction, Object-oriented programming with C, The Project Header (MAIN.H), The Port Header (PORT.H), Example: Restructuring the 'Hello Embedded World' example, Example: Restructuring the goat-counting example, Further examples, Conclusions



(AUTONOMOUS)

(Sponsored by TKR Educational Society, Approved by AICTE, Affiliated by INTUH, Accredited by NBA & NAAC with 'A+' Grade)



#### **UNIT-IV: Meeting Real-Time Constraints**

Introduction, Creating hardware delays using Timer 0 and Timer 1, Examples on delay, timeouts, Conclusions.

#### UNIT-V: Case Study: Intruder Alarm System

Introduction, The software architecture, Key software components used in this example, running the program, the software, Conclusions.

#### **TEXT BOOKS:**

1. Michael J.Pont,"Embedded C", Pearson Education.

#### **REFERENCE BOOKS:**

1. Nigel Gardner, "PIC micro MCU C-An introduction to programming, The Microchip PIC in CCS C ".

(. ~ 4-1 10,00

1.1.3 Details of courses offered by the institution that focus on employability/ entrepreneurship/ skill development during the year.

Name of the Course	Course Code	Activities/Content with a direct bearing on Employability/ Entrepreneurship/ Skill development	Link to the relevan document
Linear Algebra and Ordinary Differential Equations	D1BSM1	Skill development	
C Programming for Problem Solving	D1ESCP1	Employability	
Engineering Physics	D1BSEP1	Employability	
Electrical Circuits	D1ESEC1	Employability	
Engineering Physics Lab	D1BSEP2	Employability	
Basic C Programming for Problem Solving Lab	D1ESCP2	Employability	
Computer Aided Engineering Graphics	D1ESCEG	Employability	
Electrical Circuits Lab	D1ESEC2	Employability	
Mathematical Transforms	D2BSM3	Skill development	
Applied Chemistry	D2BSAC1	Skill development	
Network Analysis	D2ESNA1	Employability	
English for Skill Enhancement	D2HSE1	Employability	
Basic Workshop	D2ESBW1	Employability	
Applied Chemistry Lab	D2BSAC2	Skill development	
English Language and Communication Skills Lab	D2HSE2	Employability	
Network Analysis Lab	D2ESNA2	Employability	
Python Lab	D2ESPP1	Employability	
Environmental Science*	MC001	Skill development	
Complex Analysis and vector Calculus	D3BSM4	Skill development	
	D23PC1	Skill development	
Power Systems-I	D23PC2	Employability	
Analog Electronics	D23PC3	Employability	
Electrical Machines-I	D23PC4	Employability	
Electro Magnetic Fields	D23PC5	Skill development	151 4
Analog Electronics Lab Electrical Machines Lab-1	D23PC6		1 of the Departm

1.2.1 Details of courses introduced across all programmes offered during the year

Principal TKR College of Engineering & Technology Electrical & Electronics Engineering TKR College of Engineering & Technology (AUTONOMOUS) Medbowli, Meerpet, Hyderabad-97.

Skill development Employability Skill development
Skill development
Skill development
Skill development Head of the Departu Electrical & Electronics Eng

(AUTONOMOUS)

ent neering chnology (AUTONOMOUS) Medbowli Meerpet, Hyderabad-97.

-

P.,

4

Microprocessors & Microcontrollers Lab	C26PC7	Skill development	
PYTHON PROGRAMMING LAB	C26ES8	Skill development	
1. Personality Development/Skill Development			
2. Technical Events		Skill development	
3. Internships	MC006		
Hybrid Electrical Vehicles (HEV)	C27PE1	Skill development	
Industrial Electrical Systems Electrical Systems	C27PE1	Skill development	
Flexible AC Transmission Systems	C27PE1	Skill development	
HVDC Transmission Systems	C27PE2	Skill development	
Electrical Drives	C27PE2	Skill development	
Electromagnetic Waves	C27PE2	Skill development	
Operating Systems (Open Elective-III)	C270E3	Skill development	
Fundamentals of Managemnet (FOM)	CHSM2	Skill development	
Electrical & Electronics Desing Lab	C27PC4	Skill development	
Comprehensive Viva/Test	C27PW5	Skill development	
Major Project Phase I	C27PW6	Skill development	
Competitive Exams	MC007	Skill development	
Cloud Computing (OE-IV)	C280E1	Skill development	
Electrical Distribution Systems (PE-V)	C28PE2	Skill development	
Modern Control Theory	C28PE2	Skill development	
Computational Electromagnetics	C28PE2	Skill development	
Utilization of Electrical Energy (PE-VI)	C28PE3	Skill development	
High Voltage Engineering	C28PE3	Skill development	
Computer Aided Design of Electrical Machines	C28PE3	Skill development	
Major Project Phase - II	C28PW4	Skill development	

Principal TKR College of Engineering & Technology (AUTONOMOUS) Medbowli, Meerpet, Hyderabad-97.

QLy Head of the Department Electrical & Electronics Engineering TKR College of Engineering & Technology (AUTONOMOUS) Medbowli, Meerpet, Hyderabad-97.

# TKR COLLEGE OF ENGINEERING AND TECHNOLOGY AN AUTONOMOUS INSTITUTION

(Sponsored by TKR Educational Society, Approved by AICTE, Affiliated to JNTU H) Medbowli, Meerpet, Balapur, Hyderabad, Telangana – 500 097 Phone: 9100377790, email: Info@tkrcet.ac.In, web site: www.tkrcet.ac.In Accredited by NBA and NAAC with 'A" Grade.



**Department of Information Technology** 

# Introduction of New Courses during the year: 2023-24

	Course	Activities/Content with a direct bearing on Employability/
Name of the Course	Code	Entrepreneurship/ Skill development
Probability & Statistics (IIyear- Isem)	D3BSPS1	NA
		Entrepreneurship
Business Economics & Financial Analysis (Ilyear-Isem)	D3HSBF	(Analyzing the financial statement of the company through various
		ratios)
Computer Organization and Architecture (IIyear- Isem)	D3ESCOA	Skill development (Understand the internal organization of a system)
		Skill development
Data Structures (Ilyear-Isem)	IDJC00	(Analyze linear data structures and non-linear data structures)
Object Oriented Programming through Java (Ilyear-Isem)	D63PC2	Skill development (Design GUI based applications)
Data Structures Lab (Ilyear- Isem)	D63PC3	Employability (Apply data structures for solving real-world problems)
Object Oriented Programming through Java Lab (IIyear- Isem)	D63PC4	Employability (Develop GUI programs)
IT Essentials Lab (IIyear- Isem)	D3ESITE	Employability (Develop Web Applications)
Discrete Mathematics (Ilyear- Ilsem)	D64PC5	NA
		Skill development
Web Technologies (Ilyear- Ilsem)	D64PC6	(Create Dynamic Web pages, Make use of Express JS and and Node JS Frameworks)
AN Comptantion Transloady		
Head Departy of Engineering a rectinotogy TKR College of Engineering a 500097-15. Medbowil, Meerpel, Hyderabad- 500097-15.		TKR College of Engineering & Technology
		Huderabad-9/

Medbowli, Meerpet, Hyderabad-97.

	Course	Activities/Content with a direct hearing on Employability/
Maine of the Course	Code	Entrepreneurship/ Skill development
Operating Systems (Ilyear- Ilsem)	D64PC7	Skill development (Understand the performance of operating systems)
Database Management Systems (IIyear- IIsem)	D64PC8	Skill development (Understand the design of ER model, RDBMS and formulate SQL meries on the data normalization and recovery techniques)
Design and Analysis of Algorithms (Ilyear-Ilsem)	D64PC9	Skill development (Analyze the performance of the algorithms)
Operating Systems Lab (Ilyear- Ilsem)	D64PC10	Employability (Develop Skills to operate various operating systems)
Database Management Systems Lab (IIyear-IIsem)	D64PC11	Employability (Design and implement a database schema for given problem and develop programs using PL/SQL)
Web Technologies Lab (Ilyear- Ilsem)	D64PC12	Employability (Develop Dynamic Web pages, Make use of Express JS and and Node JS Frameworks)
Data Warehousing and Data Mining (IVyear-Isem)	C67PC1	Skill development (Analyze methodologies used in data mining and data ware housing)
Information Security (IVyear-Isem)	C67PC2	Skill development (Understand the Policies, Guideline and Framework of Web Security)
Mobile Adhoc Networks (IVyear- Isem)	C67PE4	Skill development ( Understands the principles of mobile ad hoc networks)
Internet of Things (IVyear- Isem)	C67PE5	Skill development (Develop web based services on IoT devices.)
Data Warehousing and Data Mining Lab (IVyear- Isem)	C67PC6	Employability (Make use of methodologies used in data mining and data ware housing)
Head Dapt. A Martin Schladogy TKR College of Engmeeting & Technology Medbowil, Meerpet, Hyderabad- 500097-TS.		

Ś

Storage Area Networks (IVyear- IIsem)     C68PE2     Skill development       Semantic Web & Social Networks (IVyear- IIsem)     C68PE3     (Understands the different network storage options for different environments.)       Semantic Web & Social Networks (IVyear- IIsem)     C68PE3     Skill development       Heed Dept. of Information Vechnology     Learn the various semantic web applications)     Frincipal       Heed Dept. of Information Vechnology     Frincipal     Principal       Medbooki, Neeppt, Hydrasade, 5009715.     Principal     Principal	Name of the Course	Course Code	Activities/Content with a direct bearing on Employability/ Entrepreneurship/ Skill development
C68PE3 Skill development on Pschnology ng & Technology bad- 500097-TS.	Storage Area Networks (IVyear- IIsem)	C68PE2	Skill development (Understands the different network storage options for different application environments.)
	Semantic Web & Social Networks (IVyear- IIsem)	C68PE3	Skill development (Learn the various semantic web applications)
	M M M M		
	Head Ucert. of Engineering & Technology TKR College of Engineering & Technology Medbowil, Meerpet, Hyderabad- 500097-TS.		Principal TKR College of Engineering & Technology (AUTONOMOUS)
			Medbowli, Meerpet, Hyderabad-97.
			2 COMMON 2 2 2 2