



10. VLSI Design sub is suggested to include in III - I by the Dr. Anitha Sheela madam.

SS. including LDIC Lab.  
11. PTSP, & LDIC Syllabus, have to be followed in old version.

12. Text Bos Committee suggested to include tutorial no. for Signal and Systems. instead for Digital logic Design Subject.


13) Logic families Chapter have to be included in LDIC Subject suggested by Bos Committee.

14) Code Subject Code and Syllabus offered by ECE to EEE is to be same.

## Members of BOS

1. Dr. K. Anitha Sheela.  
Professor, Dept of ECE,  
JNTUH. K. Anitha Sheela
2. Dr. P. Chandra Sekhar  
Professor, Dept of ECE  
O.U., Hyd. P. Chandra Sekhar
3. ~~Dr. Manj.~~
3. Dr. M. Chandrashekar  
Sr. Manager (Eng) CAS,  
BOL. (Industry Expert.) M. Chandrashekar
4. Dr. S. Venkateshwarlu.  
Professor, Dept. of ECE  
AVN Ent. of Engg. & Tech.
5. Dr. E. Venkata Narashimlu.  
Professor, Dept. of ECE,  
Geethanjali College of Engg. & Tech.  
(Subject Expert) E. Venkata Narashimlu
6. Dr. D. Nageshwar Rao.  
Prof. & H.O.D., ECE D. Nageshwar Rao
7. Dr. Amit Gangopadhyay.  
Professor, ECE Amit Gangopadhyay
8. Dr. L. Prinja  
Professor, ECE L. Prinja

9. B. Swapna Rani  
Amoc Prof. member.



10